Byron Lathi
|
429be0276a
|
Add rtc to efinix project
|
2023-11-19 15:04:41 -08:00 |
|
Byron Lathi
|
7c24389b10
|
Update RTC code test
|
2023-11-19 13:50:00 -08:00 |
|
Byron Lathi
|
7002aeebe6
|
Add rtc code test
|
2023-11-19 11:58:37 -08:00 |
|
Byron Lathi
|
00e4c551c1
|
Make full sim manual
|
2023-11-18 21:12:18 -08:00 |
|
Byron Lathi
|
cad6e80081
|
Merge branch '11-create-rtc' into 'master'
Resolve "Create RTC"
Closes #11
See merge request bslathi19/super6502!40
|
2023-11-19 03:54:43 +00:00 |
|
Byron Lathi
|
19461536a2
|
Merge branch 'master' into 48-reduce-sim-time-for-full-sim
|
2023-11-18 17:42:59 -08:00 |
|
Byron Lathi
|
5433b4c6dc
|
Merge from main
|
2023-11-18 17:41:59 -08:00 |
|
Byron Lathi
|
da2675a3fe
|
Reduce sim time for full sim
|
2023-11-18 16:43:19 -08:00 |
|
Byron Lathi
|
1b78f51933
|
Check all edge interrupts
|
2023-11-18 15:00:44 -08:00 |
|
Byron Lathi
|
dea6227958
|
Add irq code tb
|
2023-11-18 13:55:29 -08:00 |
|
Byron Lathi
|
95b0e874cf
|
Implement RTC
|
2023-11-17 21:51:09 -08:00 |
|
Byron Lathi
|
27066a7ace
|
Test interrupt priority
|
2023-11-16 18:54:25 -08:00 |
|
Byron Lathi
|
b259d7f084
|
Fix edge trigger, reorganize testbench
|
2023-11-16 18:28:48 -08:00 |
|
Byron Lathi
|
5d4bad80a2
|
Fix level triggered test, add to ci
|
2023-11-16 08:14:58 -08:00 |
|
Byron Lathi
|
e163e9461f
|
Fix makefile, fix how interrupts are triggered
|
2023-11-15 18:46:18 -08:00 |
|
Byron Lathi
|
40c54e26c0
|
Demonstrate basic interrupt functionality
|
2023-11-15 08:42:02 -08:00 |
|
Byron Lathi
|
2b248db94f
|
Add skeleton of interrupt controller
|
2023-11-15 08:27:29 -08:00 |
|
Byron Lathi
|
0fe57c6ad5
|
Add beginnings of interrupt controller
|
2023-10-31 23:44:09 -07:00 |
|
Byron Lathi
|
b70b49eac8
|
Up sim time
|
2023-10-26 21:54:08 -07:00 |
|
Byron Lathi
|
cf8a5d782f
|
Make kernel as part of full chip sim
|
2023-10-26 21:25:26 -07:00 |
|
Byron Lathi
|
e3ae984177
|
Upload filesystem image as well
|
2023-10-26 20:40:00 -07:00 |
|
Byron Lathi
|
7f3696d36c
|
Reduce sim time
|
2023-10-26 20:11:35 -07:00 |
|
Byron Lathi
|
3a9c0fb73f
|
run vvp unbuffered
|
2023-10-25 22:47:22 -07:00 |
|
Byron Lathi
|
6f36d2fcc4
|
Fix off by 1 error
|
2023-10-25 20:39:55 -07:00 |
|
Byron Lathi
|
b6e3b79bda
|
Change bootloader to actually use sectors per cluster
|
2023-10-25 08:34:28 -07:00 |
|
Byron Lathi
|
e7e1eab4a4
|
Try long test
|
2023-10-23 18:54:51 -07:00 |
|
Byron Lathi
|
9d26265bb5
|
Update to use new binary sd card image
|
2023-10-22 16:45:41 -07:00 |
|
Byron Lathi
|
eb8ef5ba7a
|
Reuse existing harness instead of copying
|
2023-10-21 22:35:57 -07:00 |
|
Byron Lathi
|
5f863c9857
|
Add code testbench
|
2023-10-21 17:07:43 -07:00 |
|
Byron Lathi
|
ac5564d03d
|
Add test program for mapper, fix reset bug
|
2023-10-20 08:27:51 -07:00 |
|
Byron Lathi
|
5a8d15de94
|
Refactor for FPGA synthesis
|
2023-10-19 18:57:42 -07:00 |
|
Byron Lathi
|
03456607c9
|
Route all addresses through mapper
|
2023-10-19 18:34:39 -07:00 |
|
Byron Lathi
|
69e443d223
|
Add mapped address output and test
|
2023-10-18 08:54:23 -07:00 |
|
Byron Lathi
|
35d4ea968e
|
Update testbench, fix off by 1
|
2023-10-18 08:40:00 -07:00 |
|
Byron Lathi
|
e621d4047b
|
Add mapper and testbench
|
2023-10-16 23:45:33 -07:00 |
|
Byron Lathi
|
360eecf3ca
|
Revert super6502 back to before mapper
|
2023-10-15 21:48:03 -07:00 |
|
Byron Lathi
|
a7b7f4fe35
|
Update build
|
2023-10-15 21:27:11 -07:00 |
|
Byron Lathi
|
dc2154e2c2
|
Fix fpga project config
|
2023-10-15 21:07:15 -07:00 |
|
Byron Lathi
|
155e89240a
|
Merge from master
|
2023-10-15 18:58:25 -07:00 |
|
Byron Lathi
|
e768b245bd
|
rework state machine
|
2023-10-15 18:24:19 -07:00 |
|
Byron Lathi
|
362c9f140f
|
Fix synthesis issue
|
2023-10-15 13:52:55 -07:00 |
|
Byron Lathi
|
32f6c0f8d9
|
Add jsr test
|
2023-10-15 13:30:09 -07:00 |
|
Byron Lathi
|
afd8de92cc
|
Fix sdram wrapper state machine
|
2023-10-15 13:12:46 -07:00 |
|
Byron Lathi
|
673386f9f9
|
Change clk_2 to clk_cpu
|
2023-10-12 19:32:12 -07:00 |
|
Byron Lathi
|
d3ea5ed4d1
|
Use udisksctl
|
2023-10-11 00:59:41 -07:00 |
|
Byron Lathi
|
8e70e5a7c4
|
Update verilog sd
|
2023-10-10 21:40:24 -07:00 |
|
Byron Lathi
|
57efb41ae0
|
Increase sim time, update verilog sd
|
2023-10-10 21:39:10 -07:00 |
|
Byron Lathi
|
97622ac3bb
|
Update verilog sd
|
2023-10-09 23:32:55 -07:00 |
|
Byron Lathi
|
7bb2dd9a7f
|
Update verilog sd
|
2023-10-09 22:33:44 -07:00 |
|
Byron Lathi
|
67fa368319
|
Update verilog sd
|
2023-10-09 21:13:21 -07:00 |
|