Commit Graph

56 Commits

Author SHA1 Message Date
Alex Forencich
a74a49cffb xfcp: Add XFCP module for APB
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-09-30 21:01:17 -07:00
Alex Forencich
88018ac9e8 axi: Add AXI lite to APB adapter module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-09-30 16:14:17 -07:00
Alex Forencich
952232ad66 apb: Add APB dual-port RAM module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-09-30 15:25:21 -07:00
Alex Forencich
f25e41de18 apb: Add APB RAM module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-09-30 15:24:56 -07:00
Alex Forencich
81a918d223 apb: Add SV interface for APB
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-09-06 16:50:38 -07:00
Alex Forencich
20f14ace97 Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-09-06 07:06:50 -07:00
Alex Forencich
cdfb1566f5 Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-31 21:38:06 -07:00
Alex Forencich
e87e16c299 axi: Add AXI FIFO module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-30 22:17:53 -07:00
Alex Forencich
0080125120 axi: Add AXI to AXI lite adapter module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-30 21:11:20 -07:00
Alex Forencich
94a821192c axi: Add AXI width converter module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-30 21:10:08 -07:00
Alex Forencich
e43d6acbbd axi: Add AXI lite to AXI adapter module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-30 13:40:43 -07:00
Alex Forencich
c22e659259 axi: Add AXI lite width converter module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-30 13:02:27 -07:00
Alex Forencich
4dd84efd6c Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-29 18:00:22 -07:00
Alex Forencich
65cb6124c4 Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-02 21:20:34 -07:00
Alex Forencich
d4089096ae example: Add example design for HTG-9200
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-02 21:19:58 -07:00
Alex Forencich
4620370035 lss: Add I2C slave AXI lite master module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-02 00:44:14 -07:00
Alex Forencich
37825a02f4 lss: Add I2C slave module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-02 00:22:11 -07:00
Alex Forencich
933899887a axis: Add AXI stream switch module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-07-31 11:47:49 -07:00
Alex Forencich
bd0b0cd75a Update documentation URL
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-07-30 19:12:45 -07:00
Alex Forencich
d10e3cf5c0 axis: Add AXI stream demultiplexer module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-07-30 19:10:48 -07:00
Alex Forencich
b266aa2949 axis: Add AXI stream concatenator module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-07-30 18:57:11 -07:00
Alex Forencich
7bfc62d0d2 example: Add example design for BittWare XUP-P3R/XUSP3S
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-05-02 00:08:20 -07:00
Alex Forencich
b0bdf8ee17 Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-03-26 00:13:12 -07:00
Alex Forencich
8ecb68ae01 Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-03-25 00:04:54 -07:00
Alex Forencich
2fd346269f xfcp: Add XFCP I2C master module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-03-19 15:56:39 -07:00
Alex Forencich
fa2385aedb lss: Add I2C single register module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-03-19 12:15:47 -07:00
Alex Forencich
44c811f82a lss: Add I2C master module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-03-19 10:41:16 -07:00
Alex Forencich
8d4ad59727 Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-03-10 17:04:03 -07:00
Alex Forencich
cb04b84e18 example/VCU118: Add example design for VCU118
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-03-07 00:29:17 -08:00
Alex Forencich
024353c68a lss: Add MDIO master
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-03-06 23:48:57 -08:00
Alex Forencich
df300b7dad axis: Add AXI stream multiplexer module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-27 13:28:02 -08:00
Alex Forencich
ff2e3c1331 Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-27 00:59:30 -08:00
Alex Forencich
ad3042e090 axi: Add AXI lite dual-port RAM module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-27 00:58:30 -08:00
Alex Forencich
55c097f47d axi: Add AXI RAM module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-27 00:27:11 -08:00
Alex Forencich
0632b1982e axi: Add AXI lite RAM module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-27 00:26:03 -08:00
Alex Forencich
c478f187b1 Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-26 21:09:29 -08:00
Alex Forencich
8785c1517b example/fb2CG: Add example design for fb2CG@KU15P
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-25 15:49:21 -08:00
Alex Forencich
b18b643eed example/Alveo: Add example design for Xilinx Alveo series
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-25 11:34:26 -08:00
Alex Forencich
ffe667b047 example/Nexus_K3P_Q: Add example design for Cisco Nexus K3P-Q
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-24 21:39:26 -08:00
Alex Forencich
8ffbd43e08 example/Nexus_K3P_S: Add example design for Cisco Nexus K35-S/K3P-S
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-24 21:04:42 -08:00
Alex Forencich
34266fe25d example/ZCU111: Add example design for ZCU111
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-23 17:32:21 -08:00
Alex Forencich
2fa899373e Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-23 14:13:42 -08:00
Alex Forencich
951f81680a example/ADM_PCIE_9V3: Add example design for ADM-PCIE-9V3
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-23 00:49:41 -08:00
Alex Forencich
75a746333e Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-22 23:36:13 -08:00
Alex Forencich
650da9c972 example/HTG940: Add example design for HTG940
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-20 10:20:15 -08:00
Alex Forencich
d5ed74431a example/KR260: Add example design for KR260
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-19 10:59:15 -08:00
Alex Forencich
2e35f5b5ff example/KCU105: Add example design for KCU105
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-18 18:08:25 -08:00
Alex Forencich
c7b79f9afb example/VCU108: Add example design for VCU108
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-18 15:14:36 -08:00
Alex Forencich
53688afeb5 example/KC705: Add example design for Xilinx KC705
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-18 09:45:36 -08:00
Alex Forencich
2c6fac0b9d Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-17 00:13:51 -08:00